In this paper a laboratory demonstrator for the study of power system faults is described. The facility has been developed in order to experimentally investigate a number of fault location and power system protection technologies developed by the authors and their colleagues at higher power levels and with more representative system parameters than has previously been possible. In addition to describing the facility itself, this paper also describes the validation of a previously studied method using the new demonstrator.
Introduction
Reliable fault location is desirable in electrical transmission and distribution systems as well as more electric ships and aircraft: automated fault location allows the correct circuits to be isolated while minimising the impact on other parts of the system, and accurate knowledge of where a fault has occurred can substantially reduce repair times [1] [2] [3] . In addition, the study of novel equipment and control methods under fault conditions is an important stage of development, as it demonstrates the behaviour of the design under abnormal conditions and can show compliance with relevant grid standards [4] [5] [6] . Although it is possible to perform studies on operating power systems -and such studies are of considerable value -results from this type of field testing are not always easily reproduced under controlled conditions and the occurrence of faults and transients is generally unpredictable. As a consequence, fault testing at the early stages of development is often done through simulation or using supplies with limited power availability, as is the case in [7] [8] [9] . This paper describes a new power system fault demonstrator, designed specifically to validate a number of fault location algorithms, but also suitable for studying the behaviour of gridconnected equipment under faulted conditions, in a controlled environment where repeatable results may be achieved. Also in this paper, results are presented to validate a fault location method [9] at higher voltage and current levels than has previously been possible. The accuracy of the method is considered and some of the potential sources of error are identified.
The experimental demonstrator
The power system fault demonstrator is built around a laboratory-based microgrid at the University of Nottingham [10] . The demonstrator may be powered from a number of AC or DC sources in either a grid-connected or isolated mode, and the design is such that the supply impedance may be varied and faults of varying types and severity may be applied at a number of locations. The experimental power system consists of a variable impedance supply connected to a main feeder which links five cabinets, each consisting of the switchgear and protection required to control the loads connected to that cabinet. Each section of the main feeder consists of 10 m of 16 mm 2 cable. A photograph of the experimental facility is shown in Figure 1 . The system is illustrated as a one-line diagram in Figure 2 . The supply is taken from a 300 kVA bussbar fed from a 1 MVA transformer. A number of alternative sources may also be used if desired; connections are available for the supply to be provided by AC or DC power converters or generators while isolated from the grid. The fault current is limited by introducing a variable impedance in series with the supply, consisting of three-phase inductors with numerous tap positions, allowing the inductance to be varied up to 2 mH and variable highpower resistor banks providing up to 2 Ω of additional supply resistance.
Current and voltage transducers are installed in the first and last cabinets, referred to as Zone 1 and Zone 5 respectively. The installed current transducers are hall effect type sensors with a ±300 A input range [11] , although the data acquisition hardware will saturate when the measured current magnitude exceeds 250 A. The transducers may be upgraded to allow higher fault currents to be accurately measured. The voltage transducers are differential voltage probes with a ±700 V input range [12] , however, the output of the probes is limited to 70% of the input range of the sampling hardware. The transducer outputs are sampled using 16-bit analogue to digital converters, giving theoretical resolutions of 0.0038 A for the current transducers and 0.0153 V for the voltage transducers, which is a considerably higher resolution than required. At present the maximum allowable fault current is determined by the range of the current transducers. Data capture and processing is handled using a National Instruments Compact RIO (cRIO) [13] , which contains an FPGA and microprocessor for data capture, processing and control. The cRIO was programmed using LabView. Data acquisition is performed continuously at a sampling frequency of 50 kHz. Captured data is then filtered and downsampled to 12.5 kHz using the FPGA. A user interface is provided through a PC. The user interface displays the cRIO output in a human-readable format. Figure 3 shows the important parts of the user interface. The three key features of the interface are the fault type indicator, the fault location indicator and the fault location readout. The fault type indicator shows the type of fault detected by illuminating the indicators associated with the faulted cores of the cable: red, yellow and blue for Line 1, Line 2 and Line 3 respectively and green for the neutral/earth conductor. The fault location indicator gives an immediate, visual indication of which section of cable is faulty, and the location readout gives the estimated distance from the beginning of the line to the fault in metres. The "back-end" of the cRIO software may be configured to implement a number of different fault location methods. In addition to displaying the fault location results, the cRIO also saves the recorded transient data to a file, which may be retrieved using the cRIO's network interface and imported for viewing and analysis using suitable software, such as MATLAB.
In order to impose faults on the system a number of fault units were constructed. The units consist of a contactor connected to the power system on one side and to a miniature circuit breaker (MCB) and a number of shorting links on the other. The fault units can be configured by inserting or removing the shorting links. The MCB ensured eventually disconnection of the fault, even in the event of contactor failure. A fault unit is connected to each of the five cabinets. The faults may be triggered from a control panel consisting of a number of switches, each controlling one of the fault units. Figure 4 shows one of the fault units.
Although the fault units will ideally impose a "bolted" shortcircuit on the system when activated, the transient caused when the units are first activated is similar to what may be expected from an arc fault; this is caused by the arcing which occurs internally as a result of "switch-bounce" as the contactor closes. This can be seen in Figure 5 , which shows a typical fault transient captured by the cRIO, where it takes approximately 2 mS for the voltage to settle after the fault occurs. The effect is also visible to a lesser extent in the current waveform. This section has described the design of the experimental fault demonstrator. Testing of the demonstrator and validation of a fault location algorithm have been carried out and this is described in the next section.
Fault location methodology
The fault location method used during testing of the facility is a double-ended technique, described in detail in [14] . The method uses current and voltages measurements taken at the sending and receiving ends of the line. Continuous data capture is performed for all transducers as described in the previous section. When a fault is detected, 5.1 mS of additional data is captured. This is combined to the last 5.1 mS of captured data prior to the fault to give a total of 10.2 mS of data to be analysed. For this work, a basic threshold trigger was used to detect the fault. Captured voltages and currents are preprocessed using a Blackman window to remove the discontinuities at the start and end of the data. An equivalent circuit of a faulted power system is shown in Figure 6 . Using Kirchoff's Laws to analyse the equivalent circuit it can be seen that the impedance from the supply to the fault, Z sf , may be calculated using (1) .
Once the impedance has been estimated at a number of frequencies an ordinary least squares curve fit is applied between 0 Hz and 3000 Hz. The quality of captured data above 3000 Hz was found to deteriorate rapidly and was therefore ignored. The resistive part of the results is ignored as it is assumed that the fault will be primarily resistive. The curve-fitted reactance results are then used to calculate the cable inductance between the supply and fault. The distance from the supply to the fault may then be calculated by dividing the estimated inductance by the per unit-length cable inductance. The fault location method studied requires that the total reactance of the line be known or that a reasonable estimate is available. The line inductance was therefore measured using a four-wire impedance analyser for calibration purposes [15] . In addition, the fault inductances were also measured using the impedance analyser. Calibration measurements were taken at 1000 Hz, 2000 Hz and 3000 Hz for a fault in each of the five zones. Results of the calibration tests are shown in Table 1 . The reactance of the whole line is equal to the line reactance seen when a fault occurs in Zone 5 and is therefore not separately listed. Some variation in inductance with frequency is seen. It is not yet clear if this is a measurement error or an actual variation (the cable capacitance is negligible at these frequencies and therefore not the cause). The quality of the fault location results appear to be unaffected by this variation. From the calibration results the cable inductance was found to be approximately 0.82 µHm −1 . The DC cable resistance was measured and is equal to 3.8 mΩm −1 .
Experimental results
Testing of the algorithm was performed a number of times for faults in each location. Individual results were considered in order to identify sources of error and to determine if any improvements to the signal processing could be made. The overall quality of the fault location results was also considered, by analysing the variation in results between tests. The results are presented below. Figure 7 shows a typical set of results for a single-phase to neutral fault in Zone 5. The fault occurs at approximately 5 mS, resulting in a sharp drop in voltage accompanied by a rapid rise in current. The average resistance is 0.143 Ω, which is reasonably close to the expected value of 0.152 Ω for a fault in this zone. Using the curve-fitted results for calculation, the inducatance is found to be 30.2 µH, slightly lower than the expected value of 32.8 µH, but still within 10%. The fault is then calculated to be 37.3 m from the supply.
In order to evaluate the overall performance of the algorithm, 40 tests were completed for a phase to neutral fault at each fault location. The mean estimated distance-to-fault, D, and the standard deviation, σ, of the results were calculated using the results for each fault location and used to judge the efficacy of the algorithm. The statistical summary of the results is given in Table 2 . Table 2 : Mean estimated distance-to-fault and standard deviations for each zone.
The calculated averages are close to their expected values. From these results it would appear that absolute error in the estimated distance to fault is smallest when the fault occurs near the middle of the line and greatest at the ends of the line. Relative errors are greatest at the supply end of the line and reduce as the fault approaches the load end of the line. The relative errors for results within one standard deviation of the mean in Zones 3, 4 and 5 is already only slightly above 10%. For Zone 2 the error is closer to 20%. The relative error for a fault in Zone 1 is high; this is not unexpected however, since the expected estimated distance for a fault in Zone 1 is very small. Absolute error for Zone 1 is comparable to the absolute errors for Zones 4 and 5.
This section has presented experimental results for a fault location method implemented on the experimental fault demonstrator. In the following section, some of the sources of systematic error in the results have been identified. It is hoped that by addressing these errors an overall accuracy of better than 10% may be consistently achieved using the fault location method described. Some of the errors are due to limitations in the fault detection method. The simple threshold trigger which is applied to the measured currents successfully detects all faults; however, if the fault occurs close to the voltage zero crossing, the current will not exceed the threshold until part-way through the next half cycle. As a result, the triggering of the fault location algorithm is delayed and the captured data is not centred around the fault transient. In addition to the delayed triggering, the fault transient is also less significant than for faults occurring near the peak voltage, reducing the amplitude of the transient frequency content used for fault location. This can be seen in Figure 8 .
Sources of error
An improved trigger method for the fault location algorithm may improve results but is also likely to be more susceptible to normal system transients. Work is ongoing to find and evaluate a suitable alternative trigger method.
For some results it was found that the fault transients did not contain sufficient frequency content at certain frequencies for accurate reactance estimates to be obtained. This was generally a problem at higher frequencies. The physical cause of this phenomenon is not yet understood. It should be possible to overcome this problem by narrowing the range of frequencies used for the curve fitting. However, an optimum upper frequency limit has not yet been found.
During testing it was found that the choice of MCB used in the fault units has a significant impact on the quality of results. In some cases, it was found that the MCBs in the fault units would trip within a half-cycle of the fault occurring, corrupting the captured data and resulting in unreliable results. The captured fault transient when the MCB tripping current is too low is shown in Figure 9 . The early opening of the MCB causes the voltage to recover and the fault current to fall. Early disconnection of the faults is another significant source of error in the results, although obviously not a practical concern with regards to the protection of real systems.
Using MCBs with higher trip currents is the most obvious solution to this problem, although this should be done with care. The MCB trip current must be low enough to ensure disconnection within a few cycles if the fault does not disconnect, but should not be so low as to disconnect the fault immediately. The ratings of the fault unit MCBs have been increased and it is hoped that testing with the revised fault unit design shall be completed soon. 
Conclusions
This paper has described the design of an experimental fault demonstration facility and the implementation and evaluation of a fault location algorithm. Test results have been presented to demonstrate the method used, which uses relatively low frequency transient voltages and currents to estimate the fault location. Some of the sources of error created by the test procedure have been discussed. Work is ongoing to eliminate or reduce errors where possible. Additional testing is planned to demonstrate the fault location algorithms for DC systems.
Testing of the demonstrator with a DC supply is expected to take place in the near future.
Future work is also planned focussing on arc faults. For parallel arc fault studies only relatively minor modifications to the demonstrator are deemed to be necessary as the test methods are similar to those already presented in this report. The authors are also aware of a method of locating series arc faults although some significant modifications to the demonstrator will be necessary before it is possible to study this method further.
